



M.S.KENNEDY CORP.

# 600V ISOLATED HALF BRIDGE GATE DRIVER


# 4900

4707 Dey Road Liverpool, N.Y. 13088

(315) 701-6751

**FEATURES:**


- Floating Channels up to 600V
- Up to 8 Amp Peak Source and Sink Current
- De-Saturation Protection/Shutdown
- Individual ON, OFF and Soft Shutdown Pins for Each IGBT Gate
- Simultaneous Conduction Lockout
- Contact MSK for MIL-PRF-38534 Qualification Status



**DESCRIPTION:**

The MSK 4900 is a complete isolated half bridge gate driver hybrid capable of working to 600V channel isolation and 8 amps peak turn-on and turn-off current. Housed in an isolated, convenient bolt-down hermetic package, the MSK 4900 houses the entire isolated DC-DC converter circuitry and opto-isolators for logic signals. The input logic prevents simultaneous conduction by locking out both high side and low side drives in case both inputs are asserted ON at the same time. Each gate drive is capable of sourcing and sinking up to 8 amps peak current. The turn-on and turn-off pins are separate to allow separate gate current control. Upon detection of a de-saturation condition, a FAULT is presented and the transistor is shutdown by a separate controlled shutdown pin. The FAULT will have to be cleared before normal operation will begin again. The MSK 4900 has good thermal conductivity due to an isolated substrate/package design that allows direct heat sinking of the device without insulators.

**EQUIVALENT SCHEMATIC**



**TYPICAL APPLICATIONS**

- Inverter Bridge Gate Drive
- Motor Control Gate Drive Bridge

**PIN-OUT INFORMATION**

1 VCC1	13 TP4-NC	25 NC	37 SOFT SHUTDOWN HI
2 VCC1	14 TP3-NC	26 NC	38 HI OFF
3 GND1	15 LO	27 NC	39 HI VSS
4 GND1	16 NC	28 NC	40 HION
5 TP1-NC	17 VCC2	29 SOFT SHUTDOWN LO	41 HI VDD
6 TP5-NC	18 VCC2	30 LO OFF	42 RETURN HI
7 TP2-NC	19 GND2	31 LO VSS	43 DE-SAT SENSE HI
8 LO FAULT CLEAR	20 GND2	32 LO ON	
9 HI FAULT CLEAR	21 GND2	33 LO VDD	
10 LO FAULT	22 NC	34 RETURN LO	
11 HI FAULT	23 NC	35 DE-SAT SENSE LO	
12 HI	24 NC	36 NC	

## ABSOLUTE MAXIMUM RATINGS <sup>⑥</sup>

High Voltage Isolation <sup>⑨</sup> . . . . . 600V  
 Logic Input Voltage . . . . . 5.5V  
 V<sub>CC</sub> Supply . . . . . 15.75V  
 Continuous Output Current . . . . . 90mA  
 Peak Output Current . . . . . 8A  
 Thermal Resistance  
 (output drivers - junction to case) . . . . . 17°C/W  
 Maximum Current Sink-open collectors . . . . . 10mA

T<sub>ST</sub> Storage Temperature Range . . . . . -65°C to +150°C  
 T<sub>LD</sub> Lead Temperature Range  
 (10 Seconds) . . . . . +300°C  
 T<sub>C</sub> Case Operating Temperature  
 MSK4900 . . . . . -40°C to +85°C  
 MSK4900H/E . . . . . -40°C to +125°C  
 T<sub>J</sub> Junction Temperature . . . . . +150°C

## ELECTRICAL SPECIFICATIONS

All Ratings: T<sub>c</sub> = +25°C Unless Otherwise Specified

Parameter	Test Conditions <sup>⑧</sup>	Group A Subgroup	MSK 4900H/E			MSK 4900			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
<b>V<sub>CC</sub> SUPPLY CHARACTERISTICS</b>									
V <sub>CC</sub> Voltage		-	14.25	15.00	15.75	14.25	15.00	15.75	V
V <sub>CC</sub> Quiescent Current	No PWM	1,2,3	250	300	350	250	300	350	mA
V <sub>CC</sub> Operating Current	CL = 0.22μF, 20KHz 1 Channel	1,2,3	425	500	575	425	500	575	mA
V <sub>CC</sub> Operating Current	CL = 0.22μF, 20KHz 2 Channel	1,2,3	550	660	770	550	660	770	mA
<b>INPUT/OUTPUT LOGIC</b>									
Positive Trigger Input Voltage <sup>①</sup>		-	2.0	-	-	2.0	-	-	V
Negative Trigger Input Voltage <sup>①</sup>		-	-	-	0.8	-	-	0.8	V
Open Collector Output - VOL <sup>①</sup>	IOL = 1.5mA	-	-	0.15	0.4	-	0.15	0.4	V
Open Collector Output - IOL <sup>①</sup>		-	-	-	1.5	-	-	1.5	mA
<b>OUTPUT CHARACTERISTICS - GATE DRIVE</b>									
VOH	CL = 0.22μF, 20KHz pulse	1,2,3	15.0	16.25	17.5	15.0	16.25	17.5	V
VOL		1,2,3	-5.75	-5.0	4.4	-5.75	-5.0	4.4	V
IOH <sup>①</sup> peak		-	8	-	-	8	-	-	A
IOL <sup>①</sup> peak		-	8	-	-	8	-	-	A
Soft Shutdown Time		4	20	25	30	20	25	30	μS
t <sub>plh</sub> - Propagation Delay Time		4	2.5	2.9	3.25	2.5	2.9	3.25	μS
t <sub>p<sub>hl</sub></sub> - Propagation Delay Time		4	2.5	2.9	3.25	2.5	2.9	3.25	μS
t <sub>r</sub> - Rise Time		4	0.75	1.25	1.75	0.75	1.25	1.75	μS
t <sub>f</sub> - Fall Time		4	0.75	1.25	1.75	0.75	1.25	1.75	μS
t <sub>d</sub> - De-Sat Delay Time		4	4.0	5.0	6.0	4.0	5.0	6.0	μS
De-Sat Trip Voltage	4	6.8	7.4	8.5	6.8	7.4	8.5	V	
R <sub>DS(ON)</sub> Xon <sup>① ⑦</sup>		-	-	0.44	-	-	0.44	-	Ω
R <sub>DS(ON)</sub> Xoff <sup>① ⑦</sup>		-	-	0.175	-	-	0.175	-	Ω
R <sub>DS(ON)</sub> SSOX <sup>① ⑦</sup>		-	-	0.175	-	-	0.175	-	Ω

### NOTES:

- ① Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
- ② Industrial grade and "E" suffix devices shall be tested to subgroups 1 and 4 unless otherwise specified.
- ③ Military grade devices ("H" Suffix) shall be 100% tested to Subgroups 1, 2, 3 and 4.
- ④ Subgroups 5 and 6 testing available upon request.
- ⑤ Subgroup 1, 4 T<sub>A</sub> = T<sub>C</sub> = +25°C  
 2, 5 T<sub>A</sub> = T<sub>C</sub> = +125°C  
 3, 6 T<sub>A</sub> = T<sub>C</sub> = -55°C
- ⑥ Continuous operation at or above absolute maximum ratings may adversely effect the device performance and/or life cycle.
- ⑦ X = HI or LO
- ⑧ All tests performed using MSK 4900 Test Circuit unless otherwise specified.
- ⑨ When applying power to the device, apply the low voltage followed by the high voltage or alternatively, apply both at the same time. Do not apply high voltage without low voltage present.

## APPLICATION NOTES

### MSK 4900 PIN DESCRIPTIONS

**VCC1,2** - are the bias supply voltages for supplying the input logic and the power supply for the isolated output. These pins should be bypassed to GND with a 22 $\mu$ F tantalum capacitor and a 0.1 $\mu$ F ceramic capacitor as close to the pins and GNDs as possible.

**GND1,2** - are the Vcc supply returns for the input logic and the internal isolated supply. These GNDs are completely isolated from the output section. No output returns should connect to these GNDs in order to preserve isolation. All Vcc bias supply bypass connections should be made as close to these pins as possible. An input ground plane is the most preferred layout for assuring good, low impedance ground, shielding of inputs from noise, etc.

**HI** - is the input logic pin for commanding the high-side gate drive to turn on. This logic input is TTL compatible. This input is exclusive OR'd with LO to protect against simultaneous turn on of both the high-side and low-side gate drive. There is no dead-time programmed between HI and LO activation.

**LO** - is the input logic pin for commanding the low-side gate drive to turn on. This logic input is TTL compatible. This input is exclusive OR'd with HI to protect against simultaneous turn on of both the high-side and low-side gate drive. There is no dead-time programmed between HI and LO activation.

**NOTE: X = HI or LO**

**X FAULT** - is an open collector output for indicating a de-saturation condition for the gate drive. This output will be cleared upon activation of X FAULT CLEAR.

**X FAULT CLEAR** - is a logic input pin for clearing a FAULT condition. This input should not be activated until shutdown of the affected gate is complete. Allow (TBD)  $\mu$ Sec after FAULT before activation of this pin. Once this pin is activated and released (10 $\mu$ S min.), normal operation will commence once again.

**X ON** - is the gate drive output pin for turning the gate on. This pin will source 90mA continuous, 8A peak current. A separate gate resistor shall be selected to tailor the turn-on characteristics. This pin will turn on to +15V.

**X OFF** - is the gate drive output pin for turning the gate off. This pin will sink 90mA continuous, 8A peak current. A separate gate resistor shall be selected to tailor the turn-off characteristics. This pin will turn off to -5V.

**DE-SAT SENSE X** - is the input connection for sensing de-saturation. This pin shall be connected to the collector of the IGBT. This pin is blanked during switching so that it will not false trip, and will be left blanked internally for 5 $\mu$ S after gate drive turn-on.

**X VDD** - is the pin for the floating gate supply voltage. 47 $\mu$ F of bulk capacitance and 0.1 $\mu$ F high frequency capacitance shall be connected between this pin and X VSS as close to the pin as possible. Nominally, this voltage will be +15V with respect to the RETURN X pin and the emitter of the IGBT.

**X VSS** - is the return pin for the floating gate supply voltage. 47 $\mu$ F of bulk capacitance and 0.1 $\mu$ F high frequency capacitance shall be connected between this pin and X VDD as close to the pins as possible. Nominally, this voltage will be -5V with respect to the RETURN X pin and the emitter.

**SSD X** - is the soft shutdown pin for slowly turning the gate off after a de-saturation condition. This pin is a separate gate turn-off path and requires a separate gate resistor for this special turn-off approach. The resistor should be sized to keep di/dt from being too high after the de-sat condition. Once de-sat is detected, 25 $\mu$ S of soft shutdown turn-off will occur. After that, soft shutdown will de-activate and X OFF will turn on until X FAULT CLEAR is activated and released.

**RETURN X** - is the pin for the emitter reference to the IGBT being driven. This pin will be at zero volts to +15V to -5V for the gate drive voltage.

#### NOTE:

**NC PINS 5,6,7,13,14** - are pins used during manufacturing for programming and test purposes only. Leave these pins unconnected.


### OPERATION

+15V must be applied at least 5mSec before the system high voltage is applied. The internal processor will be initialized 4mSec after +15V. During the 4mSec, HI, LO must be pulled logic low and X FAULT CLEAR must be held high. If these are not done, the processor will not proceed with normal operation.

Once HI/LO is pulled logic high, HI or LO (respectively) gate drive will turn on, providing +15V gate drive to the IGBT. De-saturation sensing will be blanked for 5 $\mu$ Sec to allow switching transients to settle. After 5 $\mu$ Sec, DE-SAT SENSE X will be active. If de-saturation occurs, immediately X HI or X LO gate drive will turn off and soft shutdown - SSD X will turn on, slowly turning the offending IGBT off to avoid excessive dv/dt and di/dt during this time. X FAULT output will also be triggered, telling the system that a de-sat shutdown occurred. Soft shutdown will continue for 25 $\mu$ Sec, after which SSD X pin will turn off and the normal X OFF pin turn on, holding the IGBT gate off until X FAULT CLEAR gets cycled low then high by the system. Once cleared, normal operation will begin again. HI and LO will turn on and off their appropriate IGBT's, but will not turn them on simultaneously. The processor exclusive OR's the inputs to prevent this condition. One input is not master of the other. If both are ON, the processor will shut both off until the condition is removed. There is no built in dead-time between HI and LO. It is up to the system to provide adequate dead-time to prevent IGBT shoot-through.

The minimum HI and LO pulse width is 1.5 $\mu$ Sec. This is for both duty cycles approaching 0% and approaching 100% due to program propagation time. This means that any pulse input to HI and LO pins will be interpreted as a 1.5 $\mu$ Sec pulse until the actual input pulse width extends past 1.5 $\mu$ Sec or 0% duty cycle is reached. For duty cycles approaching 100%, any pulse high going low with a width of less than 1.5 $\mu$ Sec will be interpreted as 1.5 $\mu$ Sec going low pulse until the pulse width going low becomes greater than 1.5 $\mu$ Sec, or 100% duty cycle is reached.

# TYPICAL APPLICATION



# MSK4900 TEST CIRCUIT

